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Abstract
The commercialization of transistors capable of both
switching and amplification in 1960 resulted in the de-
velopment of second-generation computers, which resulted
in the miniaturization and lightening, while accelerating
the reduction and development of production costs. How-
ever, the self-resistance and the resistance used in conjunc-
tion with semiconductors, which are the basic principles of
computers, generate a lot of heat, which results in semi-
conductor obsolescence, and limits the computation speed
(Clock rate). In implementing logic operation, this paper
proposes the concept of Structure-based Computer which
can implement NOT gate made of semiconductor transistor
only by Structure-based twist of cable without resistance.
In Structure-based computer, the theory of ’inverse signal
pair’ of digital signals was introduced so that it could oper-
ate in a different way than semiconductor-based transistors.
In this paper, we propose a new hardware called Structure-
based computer that can solve various problems in semi-
conductor computers only with the wiring structure of the
conductor itself, not with the silicon-based semiconductor.
A USB-type Structure-based computer prototype has been
built, and a logical cloning method using CPU Clock is pro-
posed to avoid the risk of current being reversed by cloning
logical values. Furthermore, we propose a deep-priority
exploration-based simulation method that can easily imple-
ment and test complex Structure-based computer circuits.
Furthermore, this paper suggests a mechanism to imple-
ment optical computers currently under development and
research based on structures rather than devices.
1. Introduction
The structural computers produced in this paper are
based on Boolean Algebra, a system commonly applied to
digital computers. Boolean algebra is a concept created by
George Boole (1815-1854) of the United Kingdom that ex-
presses the truth and falsehood of logic 1 and 0, and mathe-
matically describes digital electrical signals. The concept of
logical aggregates defined in Boolean algebra has become
the basis for hardware devices such as ALU, CLU, RAM,
and so on. Structural computers in this paper were also de-
signed to perform logical operations using digital signals of
1 and 0. Logic circuits are the units in which logical opera-
tions are performed, and there are AND, OR, and NOT.
Of these, the NOT gate in the computer we use today
is based on transistors. The advantage of transistors is that
they can differentiate between signal and power and per-
form switching and amplification at the same time. On
the other hand, more heat is generated compared to pass-
ing through a conductor of the same length, which causes
semiconductors to age and limits the number of clocks.
To solve the various problems of the semiconductor com-
puter mentioned above, this paper tries to present the con-
cept of Reverse-Logic pair of digital signals and double-
pair-based logic operation techniques on which structural
computer hardware is based.
This introduction introduces the concept of reverse sig-
nal pair[7] (reverse-Logic pair) of digital signals, which is a
method for solving the problem of heating, aging, and com-
putation speed of NOT operations.
Expressing 1 as an inverted signal pair, it appears as an
ordered pair of two auxiliary signals, each with a signal of
one or zero, as shown in (10). Similarly, zeros are expressed
in sequence pairs (0,1).
In other words, for any digital signal A,
A = (α, β)→ |A| = α, β =∼ α
it can be expressed as (an expression) and α is defined
as a true signal for logical A, β as an inverted signal. Us-
ing this, the logical operation of two signals A and B is
expressed as follows.
for ∀A,B ∈ {(1, 0) , (0, 1)}
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NOT A =∼ (αA, βA)
= (∼ αA,∼ (∼ αA))
= (βA, αA)
A AND B = (αA ∧ αB ,∼ (αA ∧ αB))
= (αA ∧ αB ,∼ αA∨ ∼ αB)
= (αA ∧ αB , βA ∨ βB)
A OR B = (αA ∨ αB ,∼ (αA ∨ αB))
= (αA ∨ αB ,∼ αA∧ ∼ αB)
= (αA ∨ αB , βA ∧ βB)
As shown in the above method, logical aggregates can be
constructed with structural wiring if digital signals are com-
puted in pairs of inverted signals. Especially for the NOT
gate, you can twist the α line and the β line once, making it
much simpler to operate than a semiconductor-based tran-
sistor that uses a traditional semiconductor element and a
pore.
In addition, cables were measured in pairs rather than
in pairs to enable serial connection when AND operations
were performed. The α signal and β signal have values of
0 and 1, depending on the connection state of the wire.
Figure 1. Double Pair-based Logical operation input method
If a pair of lines of the same color is connected, 1, if
broken, the sequence pair of states of the red line (α) and
blue line (β) determines the transmitted digital signal. Thus,
signal cables require one transistor for switching action at
the end.
When introducing the concept of an inverted signal pair
of digital signals into a structural computer, the signals are
paired, so a total of four wires are required to process the
two auxiliary signals. This is defined as a double pair-based
logical operation and is as follows in Fig 1.
2. Methods
2.1. Structure-Based Logic: 4-pin based logic
As shown above, the two inverted connection states, i.e.
the relationship between two inverted signal pairs, are called
two pairs-based (double pair-based), and the following 4-
pin based logic. As noted in the introduction, the advan-
tage of this system lies in being able to implement logical
NOT gates without transistors. Let’s look at the structural
transformation that intersects in a diagonal shape as shown
below.
Figure 2. 4-pin based NOT gate
Assuming that the above structure passes through any 4-
pin based logic signal, output B is a pair of signals with the
true value (α) of input A and the inverted (β) reversed. This
means B =∼ A, which is demonstrated through a logical
formula as follows:
A = (a, b) = (a,∼ a)
because b =∼ a
B = f(A) = (b, a) = (∼ a, a)
|B| =∼ a = |A|
So let’s now implement logical (AND) and logical (OR)
operations as structural transformations. The figure below
shows a link that allows the logical (AND) computation of
the signal input to A and B.
Figure 3. 4-pin based AND gate
As shown in Fig. 3, true values of A and B are linked in
series and inverted values in parallel. This is a connection
using the concept of Keep the reverse signal pair through
OR operation with the half value when performing an AND
operation between the true values as demonstrated by the
logic presented in Induction as a means to maintain the re-
verse signal pair of outputs.
Fig. 4 shows if the OR gate is configured in the same
way. In contrast to AND gate, there is a parallel and inverted
connection between true values, which is also a connection
using the concept of maintaining an inversion signal pair
through OR operation when performing an AND operation
between true values, as in AND gate. For this reason, the
OR gate of the structural computer looks like an AND gate
upside down, and I will refer to 2.3 for the mathematical
principles of this property.
Figure 4. 4-pin based OR gate
For example, Fig. 5 shows that the top two of the four
pins of C (output) are not connected and the bottom two are
connected by inputting A=1, B=0 into the AND gate.
Figure 5. 4-pin based AND gate inputs A=1, B=0
The graph shown in Fig. 5 is a schematic diagram show-
ing the true value of output C and the state of connection
of the inverted value pin when input values A=1, B=0 are
entered into the 4-pin AND gate. Since the true value of C
is unconsolidated and the inverted value is connected, the
logical value of C is zero.
2.2. Structure-based Logic: 3-pin based logic
The structural computer used an inverted signal pair to
implement the reversal of a signal (NOT operation) as a
structural transformation, i.e. a twist, and four pins were
used for AND and OR operations as a series and parallel
connection were required.
However, one can think about whether the four pin de-
signs are the minimum number of pins required by struc-
tural computers. In other words, operating a structural com-
puter with a minimal lead is also a task to be addressed by
this study because one of the most important factors in com-
puter hardware design is aggregation.
Let’s look at the role of the four pins that transmit signals
in a 4 pin based signal system. Four pins are paired into two
pairs, each representing/delivering true and inverted values
as a connection state.
When checking the output, place a voltage on one of the
two wires in a pair and ground the other. In this case, the
study inferred that of the four wires, two wires acting as
ground can be replaced by one wire, and based on this rea-
soning, the method in which the 4 pin signal system can
be described as 3-pin based logic as the same 3 pin signal
system.
As mentioned above, a 3-pin based logic consists of a
ground cable in the center and two signal lines representing
true and inverted values above and below, and is capable of
operating NOT, AND and OR operations through the struc-
tural transformations shown below.
Figure 6. 3-pin based NOT gate
The NOT gate can be operated in a logic-negative oper-
ation through one twisting as in a 4-pin. To be exact, the
position of the middle ground pin is fixed and is a structural
transformation that changes the position of the remaining
two true and false pins.
Figure 7. 3-pin based AND gate
Figure 8. 3-pin based OR gate
Fig. 7 and Fig. 8 are AND and/or gate consisting of 3-
pin based logics, respectively. Fig. 9 shows the connection
status of the output pin when A=0, B=1 is entered in the
AND gate.
As shown in Fig. 9, when A=0, B=1, or A is connected,
and B is connected, output C is connected only to the fol-
lowing two pins, and this is the correct result for AND op-
eration.
Figure 9. 3-pin based AND gate inputs A=0 and B=1
2.3. Mathematical Meanings: Proof of De Mor-
gan’s.
The basic signal system configuration and 4-pin based,
3-pin based logic gate were described earlier in 2.1 and 2.2.
We will then use this paragraph to demonstrate De Mor-
gan’s Law of the set theory and explain its mathematical
meaning using the signal system of the half-war signal pair.
Theorem 1 About two sets A and B
Ac ∩Bc = (A ∪B)c(1) or Ac ∪Bc = (A ∩B)c(2)
Satisfies.
First of all, de Morgan’s law is of the same mathematical
nature as Theorem 1. The general proof of de Morgan’s law
is shown through the Ben diagram of the truth set. Drawing
a Ben diagram shows that, for expressions 1 and 2, the areas
of the set represented by the left and right sides match. And
truth sets can be expressed not only in a set but also in a
logical manner. Describing de Morgan’s law as a logical
operator is as follows:
((NOT(A)) AND (NOT(B))) = NOT(A OR B) or
((NOT(A)) OR (NOT(B))) = NOT(A AND B)
Now to prove de Morgan’s laws using 3-pin logic sys-
tems, we can summarize the structural features of the com-
ponents of the 3-pin logic system.
1. Nonlet value: When α line and β line cross or mirror,
the Nonlet value is inverted.
2. Logicrites: Basically composed of AND, OR gate,
AND gate and OR gate are structurally symmetrical.
As shown in, this system is commonly changed
by ’symmetry’.
To use these properties, assume a sufficiently wide plane
mirror. The planar mirror will illuminate any circuit con-
sisting of 3-pin based logic in the specified direction, and
this accident experiment will allow us to observe the simi-
larities and differences between the existing circuit and the
circuit reflected in the mirror.
Figure 10. De Morgan’s Law defined with Structure Based
Logic & Mirror
First of all, the 3-pin based logic system uses a method
of giving input and output using the connection of wires,
so the circuitry in the mirror viewed by the experimenter
will appear to be working correctly. The shape may be
said to be ’circuit in the mirror works correctly’ since the
connection-non-connections can be clearly defined on the
experimenter’s basis, even though the existing circuit is
shown as a linear representation.
Second, the logical value reflected in the mirror is in-
verted. Some 3-pin based logic signals have true values (al-
pha) and inverted values (beta), and the positions of alpha
and beta rays change in the circuit in the mirror as viewed
by the experimenter. Therefore, the 3-pin based logic signal
reflected in the mirror has the opposite signal of the existing
signal.
Third, the logical elements in the mirror change each
other. Because the AND gate and the OR gate were pre-
viously symmetrical, the AND gate in the mirror viewed by
the experimenter would be either OR gate, and the OR gate
would be seen as AND gate.
According to the above three inference, any 3-pin based
logic-based logic circuit in the mirror reverses the input and
output values, and changes the AND gate in the circuit to
the OR gate and the OR gate to the AND gate. Then any
logic circuit will be seen as
A AND B = C (1)
∼ A OR ∼ B =∼ C (2)
in the mirror. At that time, if you substitute (1) for C of
(2) , you can get
∼ A OR ∼ B =∼ (A AND B) (3)
and
∼ A AND ∼ B =∼ (A OR B) (4)
in the same way. The actual logic circuits work properly,
so the circuitry in the mirror also works correctly. In other
words, de Morgan’s laws can be demonstrated using a 3-pin
based logic circuit and a mirror.
3. Input Control of Logic Circuit
3.1. Problems with Logical Replication
The architectural computers proposed in this paper are
capable of logical operations in the logical state of being
connected, and their methods are discussed in more detail
earlier. There are three inputs, A, B, and C, for some logi-
cal operations, e.g. for a full-time generator. Logic values
corresponding to A, B, and C are used multiple times, which
necessitate the replication of logic. To this end, a split gate
of V is defined.
Figure 11. split gate
However, the splitgate has the risk of reversing current
in the process of cloning logic. To solve this problem, we
propose a logical replication mechanism using CPU clock.
3.2. Logical replication using CPU clock
Counting, one of the basic actions of a computer, is based
on a pulse signal with a certain period of time called a CPU
clock. CPU clock pulse is a signal that overlaps numerous
sine waves through the Fourier transform to form a square
wave.
CPU clock pulse, CP (clock pulse) below alternate logic
values of 1 and 0 once during cycle T. CPs with these char-
acteristics are defined in the structural computer as repeti-
tive signals, as shown in the graph below.
If you use these repetitive signals to redesign the split-
gate to replicate one signal independently, same as Fig. 13.
Figure 12. Clock Pulse
Figure 13. Split with Clock Pulse
if you have entered any signal A into the splitgate de-
signed this way. Signal changes, such as Fig 14.
Figure 14. Split with Clock Pulse 2
To replicate a signal A, preserve the alpha signal, beta
signal, and reverse signal pair in the CP and calculate the
AND respectively. Computed partial signals are same as
B and C like Fig. 14. The OR operation of the primary
and reverse signals on these B and C signals will allow you
to recover the partially maintained signal and the schematic
diagram of the process is same as Fig. 15.
Figure 15. Split Final Process
This method allows logical replication using CP to solve
the problem of back-current generation of conventional par-
allel connections.
4. Simulation with Depth-First Search
To simulate the aforementioned structural computer the-
ory, a device in the form of a USB connection Fig. 16, cre-
ated with Fig. 18. However, as the circuit grows in size, a
number of USB-connected simulation devices are required,
resulting in cost problems.
Figure 16. USB Experiment OR Gate
We decided to verify that the structural computer the-
ory presented so far is actually working without the cost of
circuit building, to simulate the connection of complex Cir-
cuits rather than just Gate Circuit, and to set up Metric for
experiments that can test structural computers for logical
errors and error.
Depth-First Search (DFS) is a method of starting with
the Root Node on that Graph and fully exploring that branch
before moving on to the next Branch, when any Vertx-Edge
based Graph is entered in one of the nonlinear data struc-
tures. Having the form of a circular algorithm calling itself,
it is implemented as a recursive function, and other forms of
tree rotation, including potential rotation, are all considered
types of DFS.
For graph navigation, Stack data structures can be used
because it must be examined which nodes were visited.
DFS is defined as two Function as Algorithm 1.
Algorithm 1 Depth-first Search
1: function DFS(G)
2: for all vertex u do
3: color[u]=red
4: parent[u]=-1
5: time=0
6: for all vertex u do
7: if color[u]==red then
8: DFS-Visit(u)
and
1: function DFS-VISIT(u)
2: color[u]=gray
3: time=time+1
4: d[u]=time
5: for all v ∈ adj[u] do
6: if color[v]==red then
7: parent[v]=u
8: DFS-Visit(v)
9: color[u]=black
10: time=time+1
11: f[u]=time
Start Vertex End Vertex
C1,E1 K1
C1,E1 K2
C1,E1 K3
C2,E2 K1
C2,E2 K2
C2,E2 K3
C3,E3 K1
C3,E3 K2
C3,E3 K3
D1,F1 K1
D1,F1 K2
D1,F1 K3
D2,F2 K1
D2,F2 K2
D2,F2 K3
D3,F3 K1
D3,F3 K2
D3,F3 K3
Table 1. Start Vertex and End Vertex
4.1. Development of S/W using C Programming
Using the above DFS concept, the C programming code
was written and used in the experiment, and the code pro-
duced is as follows.
1 # i n c l u d e <s t d i o . h>
Figure 17. Example of XOR((A NAND B) AND (A OR B)) Gate into Vertex and Edge Graph
Figure 18. USB Experiment Gate Circuit
2 # i n c l u d e <s t a c k>
3 u s i n g namespace s t d ;
4 s t a c k<i n t> s t ;
5 i n t n , m, endd , map [ 1 0 0 ] [ 1 0 0 ] , v i s i t e d [ 1 0 0 ] ;
6 c h a r a r r [ 1 1 ] = { ’A’ , ’B ’ , ’C ’ , ’D’ , ’E ’ , ’F ’ , ’G’
, ’H’ , ’ I ’ , ’ J ’ , ’K’ } ;
7
8 vo id v i s i t ( i n t a ) {
9 v i s i t e d [ a ] = 1 ;
10 s t . push ( a ) ;
11 }
12
13 vo id d f s ( c h a r k ) {
14 i n t i ;
Start Vertex End Vertex Result
C1,E1 K1 O
C1,E1 K2 X
C1,E1 K3 O
C2,E2 K1 O
C2,E2 K2 X
C2,E2 K3 X
C3,E3 K1 O
C3,E3 K2 X
C3,E3 K3 X
D1,F1 K1 O
D1,F1 K2 X
D1,F1 K3 X
D2,F2 K1 O
D2,F2 K2 X
D2,F2 K3 X
D3,F3 K1 O
D3,F3 K2 X
D3,F3 K3 O
Table 2. Result of Start Vertex and End Vertex test case
15 v i s i t ( k ) ;
16 w h i l e ( ! s t . empty ( ) ) {
17 i f ( s t . t o p ( ) ==endd ) r e t u r n ;
18 f o r ( i = 1 ; i <= n ; i ++) {
19 i f ( map [ s t . t o p ( ) ] [ i ] && ! v i s i t e d [ i ] ) {
20 v i s i t ( i ) ;
21 b r e a k ;
22 }
23 }
24 i f ( i == n +1) s t . pop ( ) ;
25 }
26 }
27
28 vo id p r i n t ( ) {
29 i f ( s t . empty ( ) ) r e t u r n ;
30 i n t ans = s t . t o p ( ) ;
31 s t . pop ( ) ;
32 p r i n t ( ) ;
33 p r i n t f ( ”%c%d ” , a r r [ ( ans−1) / 3 ] , ( ans%3==0 ? 3
: ans %3) ) ;
34 }
35
36 i n t main ( ) {
37 s c a n f ( ”%d %d ” , &n , &m) ;
38 f o r ( i n t i = 0 ; i < m; i ++) {
39 i n t v1 , v2 ;
40 s c a n f ( ”%d %d ” , &v1 , &v2 ) ;
41 map [ v1 ] [ v2 ] = 1 ;
42 }
43 i n t s t a r t ;
44 s c a n f ( ”%d %d ” , &s t a r t , &endd ) ;
45 d f s ( s t a r t ) ;
46 p r i n t ( ) ;
47 r e t u r n 0 ;
48 }
In this programming code, a vertex-Edge graph is en-
tered and expressed as a directional adjacent matrix. An
directionless adjacent matrix is implemented as a graph that
allows two vertices to be freely navigated using the trunk,
while a directional adjacent matrix is implemented as a
graph that can be explored only with a specified path be-
tween the two vertex points.
Insert the Vertex-Edge graph Fig. 17 into our code and
results as shown in Table. 3.
4.2. DFS(Depth-First Search) Verification Simula-
tion
Graph described in Fig. 17 is an implementation of an
XOR gate combining NAND and OR, expressed in 33 ver-
tices and 46 mains. Graphs are expressed in red and blue
numbers in cases where there is no direction of the main
line (the main line that can be passed in both directions) and
the direction of the main line (the main line that can only be
moved outward from the middle of the set of vertex).
First, go through the Test Evaluation process to confirm
that this circuit is correctly designed. Because of the 3-pin
input, A2 and A1, B2 and B1 can be expressed as 1 respec-
tively, and vice versa, A2 to A3 and B2 to B3. This input is
directional, so both A and B Inputs start at A2 and connect
to A1 or A3. On the contrary, it is impossible to navigate.
The current A vertex (A1, A2, A3) input is expressed as 0
because A2 and A3 are connected, and the B vertex (B1,
B2, B3) input is expressed as 1 because B2 and B1 are con-
nected.
Inputs from A vertex (A1, A2 and A3) sets and from B
vertex (B1, B2 and B3) sets are processed the same as input
from D and F vertex sets, Table. 1 and are also Table. 2. To
verify that this input is acceptable to the circuit, experiment
with the input phase A and B vertex (6), the output phase K
vertex (3), and a total of 18 test cases. This is the same as
Table. 1.
Subsequently, DFS (Depth First Search) verifies that the
output is possible for the actual Pin connection state. As
described above, the output is determined by the 3-pin in-
put, so we will enter 1 with the A2 and A1 connections, the
B2 and B1 connections (the reverse is treated as 0), and the
corresponding output will be recognized through DFS nav-
igation. In this course, we experiment with a total of eight
test cases, including the number of input branches (four) of
XOR and the direction of mobility of the output pin (K1 in
K2 and K3 in K2).
4.3. DFS (Depth First) Verification Simulation Re-
sults
We will look at the inputs through 18 test cases to see
if the circuit is acceptable. Results Table. 2 As shown in
, searchability is expressed in ’O’ and non-searchable ’X’.
The experiment was based on the same vertex-Edge Graph
as Fig. 17 so it can be seen that this circuit is logically
operational.
Next, it verifies with DFS that the output is possible for
the actual pin connection state. As mentioned above, the
search is carried out and the results are expressed by the
unique number of each vertex. The result is as shown in
Table. 3. The result of moving from the K2 peak to the
K1 peak is the same as that of the XNOR, and the result
of moving from the K2 peak to the K3 peak is the same as
that of the XOR, it is possible to confirm that this study is
feasible.
5. Address the Problems of Semiconductor
5.1. Address Heat and Heat Loss Problems
The biggest problem with most semiconductor-based
electronic circuits right now is that they have a high fever.
This is why the heat shield attached to the integrated circuit
and the cooling fan of the computer are needed.
The causes of heat losses in semiconductors can be di-
vided into three main reasons. First, semiconductors have
self-resistance because they are a single electrical circuit in
themselves. However, any electronic circuit has basic elec-
trical resistance and its size is very small, so it is hard to
judge that it is a problem only with semiconductors.
Second, the loss of power produced by the voltage drop
in the current channel junction layer of junction elements
such as transistors. For semiconductors, the moment the
electromotive force reaches a certain voltage, it becomes
possible to have all current values. This is different from
Start & End A B Result
K2→ K1 0 0 X
K2→ K1 1 0 K2 J2 H2 E2 E1 H1 J1 I2 G2 D2 D3 G3 I1 K1
K2→ K1 0 1 K2 J2 H2 E2 E3 F2 F1 H1 J1 I2 G2 D2 D1 C2 C3 G3 I1 K1
K2→ K1 1 1 X
K2→ K3 0 0 K2 J2 H2 E2 E3 F2 F3 H3 J3 K3
K2→ K3 1 0 X
K2→ K3 0 1 X
K2→ K3 1 1 K2 J2 H2 E2 E1 H1 J1 I2 G2 D2 D1 C2 C1 G1 I3 K3
Table 3. Result of Input and Output test case
Figure 19. Graph of current allowed in diodes [8]
Figure 20. Figure of RC-Delay [9]
resistance and is the characteristic of diodes with a constant
voltage drop regardless of how much current is flowing. Be-
cause of this nature, diodes have a power consumption that
is directly proportional to the current, not the square of the
current, as opposed to the resistance.
Therefore, it can be seen that the heat output of the in-
tegrated circuit is proportional to the strength of the cur-
rent, the voltage drop of the semiconductor, and the num-
ber of semiconductor devices. However, current transistor-
based circuits use transistors for logic operations as well as
switching operations. The number of transistors required
for switching operations can be considered linear, as it is
proportional to the number of input signals, but the number
of transistors used for logical aggregates can be seen to be
relatively large.
By contrast, structural computers do not use transistors
in their logic, requiring only a linear number of devices to
switch input signals.
For example, considering the AND gate, for semicon-
ductor transistors, two transistors are required to give in-
put signals, two transistors are required for the computation
process, and a total of four elements, but only two devices
for input are required for structural computers.
More generally, let’s define the number of elements
required in a semiconductor integrated circuit that goes
through k simple logical operation, i NOT operation us-
ing n input signals as a function of f(n, k, i). Simple logic
operation means AND and OR. Simple logic operations re-
quire two transistors and one transistor for NOT operations,
which can be described as follows:
f(n, k, i) = n+ 2k + i (5)
If the number of devices required to implement the same
situation into a structural computer is g(n, k, i)
g(n, k, i) = n (6)
This is because it is n << k, i for integrated circuits of
a certain size or larger, so for f and g
for n << k, i⇒ g(n, k, i) << f(n, k, i) (7)
it can be said that In other words, semiconductor com-
puters use a lot more junction devices than structural com-
puters and emit proportional heat. Therefore, the use of
structural computers will reduce heat generation problems,
which are problems with conventional semiconductors, to
prevent aging and damage.
5.2. Decrease in propagation delay and increase in
computational speed
Every RC circuit has a physical phenomenon called RC
delay. RC delay is a phenomenon in which pulses signals,
such as right-angled waves, are externally deformed by a
capacitor in a circuit, and due to the nature of semiconduc-
tors that require more than a certain size of electromotive
force to flow, RC delay is a major problem that reduces the
accuracy of logic operations.
The effect of RC delays cannot be eliminated because
the circuit itself can act as a accumulator even if it is not
used separately in the circuit. This phenomenon in an
integrated circuit is called Projection Delay, and the delay
is the time constant of the RC circuit.
τ = RC (8)
be known as proportional to For semiconductors, the
accumulated resistance across the circuit increases due to
ground resistance and its own resistance. For the electrical
capacity of a circuit, it is known as a physical quantity that
does not change much unless the size of the circuit varies
greatly. Thus, semiconductor-based computers will have a
large time constant (τ ) at the point of circuit theory and a
relatively long Projection Delay phenomenon will occur.
On the other hand, in the case of structural-based com-
puters, the self-resistance and ground resistance of semi-
conductors do not exist by not using semiconductor devices,
and only the resistance of the wires themselves remains. Be-
cause the resistance of conductors is very small, the resis-
tance of the circuit required to do the same logical opera-
tion will be lower than the aforementioned semiconductor-
based computers, and will have a lower time constant value.
Thus, a structure-based computer will experience a shorter
Projection Delay phenomenon than a semiconductor-based
computer. This will allow the architecture-based computer
to have faster computational speeds and, in ordinary cases,
faster CPU clocks than conventional semiconductor-based
computers.
6. Applications
6.1. Internet Communication Physical Control: Se-
rial Communication Experiment using Ar-
duino
Internet communication refers to the process of transfer-
ring data from any computer to another computer. Internet
communication uses TCP and UDP protocols, which trans-
mit data after confirming that a connection is made between
the sending and receiving sides, and UDP protocols unilat-
erally transmit data without going through the verification
process of the connection between the receiving end and
the sending side.
If the data is sent using a TCP protocol or UDP proto-
col, use the TCP header, IP header, and routing table. In
this experiment, it is shown through Arduino’s serial com-
munication that the principles of the structural computer in
wired Internet communication can be used to send and re-
ceive information to and from multiple PCs without various
headers and routing tables.
The experimental environment is as follows and consists
of the Fig. 21.
1. Experiment is carried out using three arduinos.
2. Conduct an experiment using the principles of
the structural computer and determine the
direction of data transmission through the switch.
3. Using serial communication, check if sending and
receiving is possible without a error from both sides.
The source code produced for the experiment is as fol-
lows. For each arduino, the following source code was com-
piled and uploaded and an experiment was carried out.
1 # i n c l u d e <S o f t w a r e S e r i a l . h>
2 S o f t w a r e S e r i a l m y S e r i a l ( 2 , 3 ) ;
3
4 vo id s e t u p ( ) {
5 S e r i a l . b e g i n ( 9 6 0 0 ) ;
6 m y S e r i a l . b e g i n ( 9 6 0 0 ) ;
7 }
8
9 vo id loop ( ) {
10 i f ( m y S e r i a l . a v a i l a b l e ( ) ) {
11 S e r i a l . w r i t e ( m y S e r i a l . r e a d ( ) ) ;
12 }
13 i f ( S e r i a l . a v a i l a b l e ( ) ) {
14 m y S e r i a l . w r i t e ( S e r i a l . r e a d ( ) ) ;
15 }
16 }
Through the above source code, the transmission direc-
tion from a particular arduino to a particular arduino was
switched, and the message was confirmed to be sent by
hand.
Figure 21. Experiment of Ethernet Communication using 3 ar-
duino
6.2. Easy production of IC chips using 3D printing
With the recent adoption of 3D printing technology,
users have begun 3D printing objects of various materials
and shapes. Color 3D printing, which uses different colors
of filaments alternately rather than just one kind of plastic
filament, and metal 3D printing technology, which creates
structures by melting metal powder momentarily.
3D printing is basically derived from a technology called
Computer Numerical Control (CCC) that controls motors
quantitatively. The three-axis orthogonal CNC, the most
common type of CNC, controls the X, Y and Z axis co-
ordinates by moving the three step motors, controlling the
machine coordinates of the CNC’s nozzle or processor.
A step motor is a type of DC motor that uses electromag-
netic induction and is driven in such a way that the direction
of the axis is determined by the magnetic force of the coil
that encloses the motor shaft inside, unlike a conventional
direct current motor with continuous movement. The step
motor operates in relation to the minimum operating unit
called step and its precision depends on the number of coils
in the step motor.
Because signals for control are complex compared to DC
motors, they are usually used with step motor drivers, but
are more precise than DC motors in terms of specifying the
position of the motor axis with magnetic force, which is
why they are used on CNCs.
Most CNCs, including the 3D printer, are commanded in
a language called g-code. G-code is a language designed to
divide CNC’s movements into basic units so that users can
fully control CNC’s movements with minimal commands.
For example, in terms of ease of production and processing,
a structure-based computer is very suitable for production in
3D printing. This is because unlike current computers, the
architecture-based computer is designed to enable logical
operation only with the placement of wires without the use
of special devices such as semiconductor transistors. The g-
code divides the complex shapes into fine lines, compress-
ing commands, and the architecture-based computer will be
able to produce ICs (integrated circuits) with only a simple
operation because a single logical gate consists of no more
than 10 wires. The g-code for producing the AND gate of a
structure-based computer is as follows.
If the IC circuit is produced using the microprocess of
the 3D printer, conductive ink (ink) containing electrically
conductive materials, such as silver, may be sprayed on the
non-conductor board. Typical conductive ink points include
conductive pens sold on the market. The embodiment of the
Mechanism is shown in the Fig. 23.
Using this method, unlike current semiconductors, in-
tegrated circuits can be produced without having to go
through complicated processing. Current semiconductor-
based computers use lasers and etchings on silicon wafers
to count circuits, limiting substrate materials to multi-stage
Figure 22. Example of G-Code
Figure 23. IC chip producing using 3D printers
processes, high costs, and wafers.
On the other hand, if a structure-based computer is 3D
printed, it can produce integrated circuits cheaply in a
single-stage process, and whatever the material of the cir-
cuit board is, is possible.
7. Conclusion
This paper presents the NOT gate implementation of
structural computers and the Reverse-Logic pair and dou-
ble pair-based logic operation techniques of digital signals
that can solve the problem of heating and aging of existing
semiconductor computers.
Unlike conventional silicon-based semiconductors that
use resistors and transistors together, structural computers
that do not use resistance and are made up of twisted wires
are expected to significantly reduce heat generation than
current computers, thus improving the computer’s compu-
tational speed (clocks).
To implement the above idea, this paper has built a pro-
totype of a USB-type AND and OR gate structure com-
puter, and proposes a logic replication mechanism using
CPU Clock to prevent the risk of current being reversed by
the replication of logic values in the structural computer.
Related to the mechanism of the Fast Fourier Transforma-
tion algorithm, stable logic replication was implemented by
utilizing a system to recover partial signals again.
Furthermore, we propose Simulation Metric (DFS)
based on deep-first search (DFS) that enables easy imple-
mentation and testing of complex structural computer Cir-
cuits. This confirmed the feasibility of this study in an ex-
periment based on an XOR gate produced by combining
NAND, AND and OR gates.
In addition, this research has been verified in the paper
through experiments and theories that the value of utilizing
the physical control of the wired Internet and the ease of
production of IC chips using 3D printing.
And it is expected that this research can be applied to
the development of artificial intelligence technologies such
as deep learning in the future. In other words, it is expected
that the idea of structural computers will be applied to semi-
conductors that generate a lot of heat, such as GPU servers
that require processing of large amounts of data, to dras-
tically reduce heat generation, reduce electricity use, and
improve performance more than before.
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